Wafer level system integration for SiP | IEEE Conference Publication | IEEE Xplore