Test structure for characterizing capacitance matrix of multi-layer interconnections in VLSI

A compact new test structure using shift register circuits for extraction of components of the capacitance matrix of multilayer interconnections has been proposed. An extraction method for the capacitance matrix is also presented. As a result of fabrication, capacitance values obtained by measurement are in good agreement with numerical calculations. We also showed an estimation method for the measurement errors.