Test structures to characterise a novel circuit fabrication technique that uses offset lithography | IEEE Conference Publication | IEEE Xplore