Compact models of parasitic resistance of resistors for analog circuits

Accurate and useful compact models of parasitic resistance of resistors for analog circuits are proposed. The model is applicable to any layout patterns and topologies normally used in analog circuits. In addition, test structures to measure the parasitic resistance correctly are shown and the models are validated for a 40nm CMOS technology.