Combined test structure for systematic and stochastic mosfets and gate resistance process variation assessment | IEEE Conference Publication | IEEE Xplore