Gate Level Modeling 2 | part of Design Through Verilog HDL | Wiley-IEEE Press books | IEEE Xplore