Queues, PLAs, and FSMS | part of Design Through Verilog HDL | Wiley-IEEE Press books | IEEE Xplore