Area-periphery partitioning of currents in self-aligned silicon bipolar transistors

A new method to give physically reasonable current partitioning for self-aligned silicon bipolar transistors is presented. This method is based on mathematical transformations and minimization of errors without iterations. The resulting partition can explain the geometry dependence of the DC and AC transistor performance. Limitations for the scaling down are discussed.<>