Surface-potential-plus approach for next generation CMOS device modeling | IEEE Conference Publication | IEEE Xplore