Loading [MathJax]/extensions/MathMenu.js
Pure-capacitance-load source-follower comparators for low-power winner-take-all circuitry | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 30 June, IEEE Xplore will undergo scheduled maintenance from 1:00-2:00 PM ET (1800-1900 UTC).
On Tuesday, 1 July, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC).
During these times, there may be intermittent impact on performance. We apologize for any inconvenience.

Pure-capacitance-load source-follower comparators for low-power winner-take-all circuitry


Abstract:

DC-current-free pure-capacitance-load source-follower comparators have been developed for low-power winner-take-all circuits. The concept of charge-transfer amplifier was...Show More

Abstract:

DC-current-free pure-capacitance-load source-follower comparators have been developed for low-power winner-take-all circuits. The concept of charge-transfer amplifier was implemented in the CMOS source-follower configuration as well as in NMOS and PMOS source-followers. In the former, the separate gate biases to NMOS and PMOS and the positive feedback scheme have enabled a nearly full logic swing operation. In the latter, the trigger type comparator was formed by cascaded PMOS and NMOS source-followers. Two types of WTA circuits, namely the binary-search type WTA and the ramp-voltage-scan type WTA, were developed using the feedback type and the trigger type comparators, respectively. The test circuits were fabricated in a 0.6-/spl mu/m double-polysilicon triple-metal CMOS technology, and their operation was experimentally verified.
Date of Conference: 26-29 May 2002
Date Added to IEEE Xplore: 07 August 2002
Print ISBN:0-7803-7448-7
Conference Location: Phoenix-Scottsdale, AZ, USA

Contact IEEE to Subscribe

References

References is not available for this document.