<![CDATA[ IEEE Transactions on Power Electronics - new TOC ]]>
http://ieeexplore.ieee.org
TOC Alert for Publication# 63 2020April 06<![CDATA[Table of Contents]]>357C1665166<![CDATA[IEEE Power Electronics Society]]>357C2C259<![CDATA[Decoupling Circuit for Automated Guided Vehicles IPT Charging Systems With Dual Receivers]]>357665266572289<![CDATA[Optimal Reference Frame Angle Approach for Air-Gap Flux Minimization in Dual Stator Winding Induction Machines]]>357665866621766<![CDATA[New Insights on Output Capacitance Losses in Wide-Band-Gap Transistors]]>on-resistance of wide-band-gap (WBG) transistors is a key feature for efficient power converters; however, the anomalous loss in their output capacitance (C_{OSS}) severely limits their performance at high switching frequencies. Characterizing C_{OSS} losses based on the large-signal measurement methods requires an extensive effort, as separate measurements are needed at different operation points, including voltage swing, frequency, and dv/dt. Furthermore, there is a practical tradeoff in the maximum voltage and frequency applied to the device. Here, we introduce a new circuit model, including an effective C_{OSS} and a frequency-dependent series resistance, along with a simple small-signal method to fully characterize C_{OSS} losses in WBG transistors. The method accurately predicts C_{OSS} losses at any voltage swing or frequency. Contrary to other methods, this technique directly leads to a general identification of C_{OSS} losses at different operation points, revealing new insights on C_{OSS} losses in WBG transistors, especially the dependence of E_{DISS} on voltage and frequency. Based on the proposed approach, the issue of C_{OSS} losses in enhancement-mode GaN and SiC transistors was assigned to the limited quality factor of C_{OSS}. The precise characterization of C_{OSS} losses proposed in this letter is essential for designing efficient high-frequency power converters.]]>357666366671026<![CDATA[Dynamic Model of the DC Fault Clearing Process of a Hybrid Modular Multilevel Converter Considering Commutations of the Fault Current]]>357666866721961<![CDATA[Enhanced DAB for Efficiency Preservation Using Adjustable-Tap High-Frequency Transformer]]>357667366772989<![CDATA[Online Capacitance Estimation of Submodule Capacitors for Modular Multilevel Converter With Nearest Level Modulation]]>357667866811113<![CDATA[A Fast Positive Sequence Components Extraction Method With Noise Immunity in Unbalanced Grids]]>dq frame, is proposed in this article. In view of the noise interference, a delay operation period filter (DOPF) is proposed to scale the operation period and limit the noise to an acceptable range. The complete positive sequence components (PSC) extraction method based on the developed DOPF+ moving average filter (MAF) algorithm is presented, combing the advantages of DOPF and MAF for eliminating the double-frequency ac components and high-frequency noise, respectively. Finally, the feasibility and priority of the DOPF+MAF algorithm and PSC extraction method have been verified by the physical experimental results.]]>357668266851103<![CDATA[A Synchronization Method for the Modular Series-Connected Inverters]]>357668666901576<![CDATA[A Reference Submodule Based Capacitor Condition Monitoring Method for Modular Multilevel Converters]]>357669166963555<![CDATA[Effects of Number of Relays on Achievable Efficiency of Magnetic Resonant Wireless Power Transfer]]>35766976700762<![CDATA[Converter-Based Power System Protection Against DC in Transmission and Distribution Networks]]>357670167042094<![CDATA[A Compact Rectenna Design With Wide Input Power Range for Wireless Power Transfer]]>η_{c} can be achieved in a very wide input power range of 35 dB (−10 to 25 dBm). The proposed rectenna can be widely used in WPT systems with unpredictable and variable RF energy levels.]]>357670567101636<![CDATA[How Can a Cutting-Edge Gallium Nitride High-Electron-Mobility Transistor Encounter Catastrophic Failure Within the Acceptable Temperature Range?]]>357671167183365<![CDATA[Predictive Direct Control of SPMS Generators Applied to the Machine Side Converter of an OWC Power Plant]]>

This article is accompanied by a video.]]>
357671967316513<![CDATA[A Dynamic WPT System With High Efficiency and High Power Factor for Electric Vehicles]]>η·PF) is regarded as a criterion to make near full usage of the system power transfer capacity as well as reduce the capital and operating cost of the system. An optimal frequency-tracking method is proposed to maximize η·PF of the system taking into account possible abrupt changes in the coupling coefficient of the WPT system due to deviations of EV from alignment with the track along the road. In addition, the output voltage of the system is regulated simultaneously by an on-line adjustment of the primary inverter duty ratio. The optimal frequency-tracking method and voltage regulation are validated by extensive simulation and experimental results.]]>357673267407608<![CDATA[A New Coupling Structure and Position Detection Method for Segmented Control Dynamic Wireless Power Transfer Systems]]>357674167452582<![CDATA[A Cost-Constrained Active Capacitor for a Single-Phase Inverter]]>357674667608461<![CDATA[Bond Wire Damage Detection and SOH Estimation of a Dual-Pack IGBT Power Module Using Active Power Cycling and Reflectometry]]>RL-equivalent circuit to represent a bond wire has been developed for the device under test and simulated in CST Studio Suite to measure the reflection amplitudes. Experimental results were obtained using a prototype reflectometry hardware, and both the simulation and experimental results have been compared. These results prove that a single measurement is sufficient to predict the failure of the device instead of looking at the traditional precursor parameter (V_{CEON}). With only two sets of measurements, it is possible to locate the aged device inside a module and detect the number of bond wire liftoffs associated with that device.]]>357676167727192<![CDATA[Cost-Effective Prognostics of IGBT Bond Wires With Consideration of Temperature Swing]]>on-state voltage $(v_{{rm{ce,on}}})$ of the IGBT shifts with the crack propagation, the history $v_{{rm{ce,on}}}$ is used to predict the remaining useful lifetime (RUL), through which numerous power cycling tests are avoided, and low economical cost for doing prognosis is fulfilled. In this article, the functional relationship between the increase of $v_{{rm{ce,on}}}$ and the crack length of each bond wire is obtained through finite-element simulation, while the effects of the temperature variation and metallization degradation to the $v_{{rm{ce,on}}}$ are compensated. Thus, the output equation can be obtained. Then, the unknown parameters of the aforementioned equations and the current crack length can be estimated by the particle-based marginalized resample-move algorithm. Finally, the RUL can be predicted effectively by evolving the particles obtained in the algorithm. The proposed method has been validated by the power cycling test.]]>357677367846249<![CDATA[Strategy of Topology Selection Based on Quasi-Duality Between Series–Series and Series–Parallel Topologies of Resonant Inductive Coupling Wireless Power Transfer Systems]]>357678567983787<![CDATA[Feasibility Study of Nanocrystalline-Ribbon Cores for Polarized Inductive Power Transfer Pads]]>$text{50}%$ volume reduction when used in IPT pads. This is due to nanocrystalline's high saturation point. However, a compromise arises as the total power loss increases due to the induced eddy currents in the core. The reduction of efficiency can be mitigated by special geometrical designs of the nanocrystalline ribbon cores. A 6.6-kW IPT system has been built for experimental validation of the design methodology.]]>357679968092971<![CDATA[An Improved Pulse Density Modulation Strategy Based on Harmonics for ICPT System]]>357681068194830<![CDATA[Single-Stage Regulated Resonant WPT Receiver With Low Input Harmonic Distortion]]>357682068293484<![CDATA[Analytical Factorized Model for Stability Analysis and Optimization of Shunt <italic>RC</italic> Damped <italic>LCL</italic> Filter for Grid-Connected Voltage Source Inverters]]>RC damped LCL filter is discussed. The proposed design procedure finds the minimum damping resistance to guarantee the stability of the grid-current controller without affecting the effectiveness of the filter. This minimum value is derived using the factorized filter input admittance and filter forward transadmittance. The proposed factorization procedure allows us to have an analytical expression of system poles and zeros. Moreover, the minimum damping resistor is determined upon the desired crossover frequency and the desired phase margin of the grid-current controller. After that, an objective function is assumed, and an optimization problem is formulated to minimize the physical size of the filter by minimizing the total capacitance and inductance and by minimizing the filter ripple content as well. Accordingly, the proposed objective function minimizes the filter physical size and filter power losses and, hence, enhances filter's efficiency. A prototype demonstrates and validates the proposed filter design and analysis experimentally.]]>357683068415000<![CDATA[Improved Current Control for a Quasi-Two-Level PWM-Operated Modular Multilevel Converter]]>357684268533810<![CDATA[Design of Compact Three-Phase Receiver for Meander-Type Dynamic Wireless Power Transfer System]]>357685468666876<![CDATA[A Family of Hybrid IPT Topologies With Near Load-Independent Output and High Tolerance to Pad Misalignment]]>357686768773783<![CDATA[Deadbeat Predictive Current Control for Modular Multilevel Converters With Enhanced Steady-State Performance and Stability]]>3576878689410135<![CDATA[Asymmetrical Bidirectional DC–DC Converter With Limited Reverse Power Rating in Smart Transformer]]>357689569055561<![CDATA[Asymmetrical Triangular Current Mode (ATCM) for Bidirectional High Step Ratio Modular Multilevel Dc–Dc Converter]]>357690669153148<![CDATA[Mission Profile-Based System-Level Reliability Prediction Method for Modular Multilevel Converters]]>3576916693010715<![CDATA[Line Current Ripple Minimization PWM Strategy With Reduced Zero-Sequence Circulating Current for Two Parallel Interleaved Three-Phase Converters]]>357693169438966<![CDATA[A Reduced Common-Mode-Voltage Pulsewidth Modulation Method With Output Harmonic Distortion Minimization for Three-Level Neutral-Point-Clamped Inverters]]>n-level inverters including NPC and cascaded inverters. With the help of base voltage vectors, the odd n-level space vector diagram can be transformed into a two-level one on which the modulation analysis is conducted This strategy utilizes two zero CMV vectors and one virtual vector, which is the combination of two other vectors with equal duty-split cycle, thereby, reducing the CMV magnitude and suppressing low-frequency components of the CMV. The construction of space vector diagrams with virtual vectors leads to three switching sequences in which one switching sequence gives the best harmonic performance under the harmonic distortion analysis, thereby significantly reducing the output harmonic distortion. Therefore, the proposed reduced CMV PWM strategy achieves zero average CMV in one switching period, and minimized output harmonic distortion in comparison to the existing methods. Simulation and experimental results confirm the effectiveness of the proposed strategy.]]>3576944696212692<![CDATA[Investigate and Reduce Capacitive Couplings in a Flyback Adapter With a DC-Bus Filter to Reduce EMI]]>357696369734273<![CDATA[Common Mode Noise Reduction of Three-Level Active Neutral Point Clamped Inverters With Uncertain Parasitic Capacitance of Photovoltaic Panels]]>3576974698811190<![CDATA[Common-Mode EMI Noise Analysis and Reduction for AC–DC–AC Systems With Paralleled Power Modules]]>3576989700011194<![CDATA[Output Impedance Modeling and High-Frequency Impedance Shaping Method for Distributed Bidirectional DC–DC Converters in DC Microgrids]]>357700170149130<![CDATA[Interleaved Current-Fed Switched Inverter]]>3577015703011087<![CDATA[Nonlinear Control Operation of DFIG-Based WECS Incorporated With Machine Loss Reduction Scheme]]>357703170444059<![CDATA[Coupled Inductor-Based High Voltage Gain DC–DC Converter For Renewable Energy Applications]]>off process. Hence, a switch with low $R_{text{DS-on}}$ can be used, which reduces the conduction losses as well as the cost of the converter. Furthermore, the energy of leakage inductance is used to obtain zero voltage switching (ZVS) for the main and auxiliary switches. Additionally, the output diode current falling rate is controlled by leakage inductance; thus, reverse-recovery problem of output diode is alleviated. The steady-state analysis and design considerations of the proposed converter are discussed. Finally, a 250-W experimental prototype of the presented converter is implemented to validate the converter operation and the theoretical analysis.]]>357704570573194<![CDATA[Integrated Common and Differential Mode Filter With Capacitor-Voltage Feedforward Active Damping for Single-Phase Transformerless PV Inverters]]>LCL filters and current controllers for grid-connected converters. However, the focus was the LCL filter used as a differential mode (DM) filter. Besides its conventional application as DM filter, a modified LCL filter configuration can be used as an integrated common mode (CM) and DM filter, which is particularly interesting for transformerless photovoltaic (PV) inverters, whereby the CM leakage current must be limited to comply with standards. This article proposes the joint design procedure for an integrated CM and DM filter plus the current controller used in single-phase grid-connected transformerless PV inverters. The increased number of components and resonance frequencies, compared to the conventional LCL filter, requires a careful analysis of the location of resonance and anti-resonance frequencies, taking into account parameters variation. The design procedure considers the extended region of stability for the DM resonance frequency allocation provided by the filter capacitor-voltage feedforward active damping with converter-side current feedback. It also considers continuous and discontinuous unipolar pulsewidth modulation. Design examples and simulation results for 1.5 and 10 kVA are presented. The effectiveness of the proposed design procedure is verified by experimental results obtained from a 1.5 kVA inverter.]]>357705870726971<![CDATA[Quasi-Two-Stage Multifunctional Photovoltaic Inverter With Power Quality Control and Enhanced Conversion Efficiency]]>357707370855860<![CDATA[Design of Hybrid Artificial Bee Colony Algorithm and Semi-Supervised Extreme Learning Machine for PV Fault Diagnoses by Considering Dust Impact]]>I–V characteristics of PV strings under various fault states are analyzed, especially soiling condition. Because labeled data for PV systems with specific faults are challenging to record, especially in the large-scale ones, a novel algorithm combining artificial bee colony algorithm and semi-supervised extreme learning machine is proposed to handle this problem. The proposed algorithm can diagnose PV faults using a small amount of simulated labeled data and historical unlabeled data, which greatly reduces labor cost and time-consuming. Moreover, the monitoring of dust accumulation can warn power plant owners to clean PV modules in time and increase the power generation benefits. PV systems of 3.51 and 3.9 kWp are used to verify the proposed diagnosis method. Both numerical simulations and experimental results show the accuracy and reliability of the proposed PV diagnostic technology.]]>357708670993703<![CDATA[Active-Clamped Zero-Current Switching Current-Fed Half-Bridge Converter]]>off. Moreover, the rectifier diodes and the auxiliary switch operates under ZCS at turn-on and turn-off. Another feature of the proposed circuit is that it is composed of just one active switch, reducing the number of auxiliary sources and drivers compared to the conventional active-clamped CFHB converter. In addition, the inclusion of the clamping circuit increases the voltage ratio of the converter. A 300-W prototype was built to validate the analysis and design proposed in this article. The converter was tested for various load conditions at 100 kHz, and a peak efficiency of 96.2% was obtained. Also, a comparison of efficiency for the CFHB employing other conventional clamping circuits is presented.]]>357710071093694<![CDATA[MPPT for Electromagnetic Energy Harvesters Having Nonnegligible Output Reactance Operating Under Slow-Varying Conditions]]>a priori and the harvester will be operated at its true maximum power point. A 7-W prototype for testing the proposed algorithm has been built and evaluated. Its performance is favorably compared with the amount of power extracted with the resistive matching technology.]]>357711071224637<![CDATA[Compound Voltage Clamped Class-E Converter With ZVS and Flexible Power Transfer for WPT System]]>357712371335625<![CDATA[A Compact Resonant Switched-Capacitor Heater for Lithium-Ion Battery Self-Heating at Low Temperatures]]>357713471444191<![CDATA[A Study of T-Type and ZVS-PWM Full-Bridge Converters for Switch-Mode Power Supplies]]>357714571595260<![CDATA[Design and Model of Series-Connected High-Voltage DC Multipliers]]>357716071747215<![CDATA[Generalized Cockcroft-Walton Multiplier Voltage Z-Source Inverters]]>357717571905149<![CDATA[A Novel Interleaved Nonisolated Bidirectional DC–DC Converter With High Voltage-Gain and Full-Range ZVS]]>357719172036540<![CDATA[Passive Resonant Level Shifter for Suppression of Crosstalk Effect and Reduction of Body Diode Loss of SiC MOSFETs in Bridge Legs]]>off-state gate-source voltage to reduce the forward voltage drop of the body diode of SiC mosfets is presented. The circuit is composed of two parts. The first one is a resistor-capacitor-diode (RCD) level shifter that delivers a static negative off-state gate-source voltage to the mosfets. The voltage level is designed to be close to zero, so that the forward voltage drop of the body diode is lowered. The second one is a series resonant tank circuit. It generates short voltage pulses to counteract the voltage pulses caused by the crosstalk. The gate-source voltage can then be maintained at a level below the threshold voltage of the mosfets. The proposed level shifter does not require any active devices or additional supply. It can be applied readily to commercially available gate drivers. A passive resonant level shifter module for four SiC mosfets in a 1-kW H-bridge inverter has been built and evaluated. Detailed performance comparison with the RCD level shifter will be given.]]>357720472259345<![CDATA[A Single-Switch Single-Magnetic Core High Conversion Ratio Converter With Low Input Current Ripple and Wide Soft-Switching Range for Photovoltaic Applications]]>357722672343507<![CDATA[Efficient Microchannel Cooling of Multiple Power Devices With Compact Flow Distribution for High Power-Density Converters]]>357723572454876<![CDATA[Hybrid Buck–Boost Multioutput Quasi-Z-Source Converter With Dual DC and Single AC Outputs]]>357724672608321<![CDATA[A Novel Finite-Control-Set Model Predictive Current Control for Five-Phase PM Motor With Continued Modulation]]>357726172704370<![CDATA[An MRAS Speed Observer Based on Control Winding Flux for Sensorless Control of Stand-Alone BDFIGs]]>357727172817910<![CDATA[Predictive Torque Control Algorithm for a Five-Phase Induction Motor Drive for Reduced Torque Ripple With Switching Frequency Control]]>$pm$ 3 (n = 0, 1, 2.. .), which are not responsible for torque/flux production. The inherent disadvantage of PTC is being a variable frequency algorithm, which adds complexity to the design of magnetic components. This disadvantage of PTC can be overcome by applying dwell time ($t_{s}$) to the voltage vectors obtained through a minimum torque ripple condition, which is determined based on the ripple equation. In the proposed algorithm, a set of synthetic voltage vectors are generated and used for reducing flux and torque error through cost function. The use of synthetic voltage vector simplifies the cost function and further reduces the computation time. A two-step delay compensation is adopted to improve the precision of the control algorithm further. In each control cycle, an optimal switching time is calculated to reduce the torque ripple and to maintain the constant switching frequency. In this article, a modified PTC is proposed, which targets to achieve constant switching frequency, eliminate the xy-subspace current harmonics, reduce the torque ripple, and minimize the computational burden involved in the conventional predictive torque control algorithm. The experimental study is carried out on a laboratory prototype. The results show compliance with all the experimental study with different PTC algorithms with different sampling frequencies, and the modified cost function.]]>357728272946103<![CDATA[A High-Voltage DC–DC Buck Converter With Dynamic Level Shifter for Bootstrapped High-Side Gate Driver and Diode Emulator]]>dV_{SW}/dt immunity, and power dissipation issues in the bootstrapped high-side gate driver design, a monolithic high-voltage dc–dc buck converter with a high-speed dynamic level shifter and improved gate drive buffer is presented in this article. With the introduction of instantaneous dynamic current, the propagation delay of the level shifter is reduced to 1.13 ns for the high-side switch. The dV_{SW}/dt immunity is enhanced by a dynamic current compensation during positive slewing and a diode voltage clamp during negative slewing. The average current consumption of the level shifter is only 8.45 μA at a switching frequency of 1 MHz. The proposed gate drive buffer eliminates the shoot-through current with the use of dead-time control. The compact level shifter and buffer are also used to drive an integrated p-channel mosfet transistor serving as a bootstrap diode emulator. Experimental results show that the fabricated converter with the proposed scheme regulates well with an 18 V input, 1.05 V output, and 2 A load current. Also, high efficiency of up to 93% is achieved.]]>357729573044588<![CDATA[Decoupled Floating Capacitor Voltage Control of a Dual Inverter Drive for an Open-Ended Winding Induction Motor]]>357730573165680<![CDATA[Optimal Dipole-Coil Ampere-Turns Design for Maximum Power Efficiency of IPT]]>357731773273098<![CDATA[Efficient Permanent Magnet Temperature Modeling and Estimation for Dual Three-Phase PMSM Considering Inverter Nonlinearity]]>357732873403971<![CDATA[Position Sensorless Drive and Online Parameter Estimation for Surface-Mounted PMSMs Based on Adaptive Full-State Feedback Control]]>$gamma delta$ synchronous reference frame, which is effective at the medium-speed and high-speed range. Besides, accurate estimation of the winding resistance, the stator inductance, and the flux linkage of the PM is achieved independently. Compared with the traditional recursive-least-square methods, the proposed parameter identification method can be easily implemented because of the significantly reduced execution time. With the help of the parameter identification, the precise position estimation can be achieved by the proposed sensorless control method regardless of the parameter variation during the operation. The stability of the proposed method is proved by the Lyapunov-function method. Finally, the effectiveness of the proposed method is validated by the simulation and experimental results.]]>357734173555987<![CDATA[An Envelope-Prediction-Based Sensorless Rotor Position Observation Scheme for LCI-Fed EESM at Zero and Low Speed]]>357735673654040<![CDATA[Maximum Thrust per Ampere of Linear Induction Machine Based on Finite-Set Model Predictive Direct Thrust Control]]>3577366737811882<![CDATA[Permeance Distribution Function: A Powerful Tool to Analyze Electromagnetic Forces Induced by PWM Current Harmonics in Multiphase Surface Permanent-Magnet Motors]]>357737973916917<![CDATA[Effect of Asymmetric Layout and Unequal Junction Temperature on Current Sharing of Paralleled SiC MOSFETs With Kelvin-Source Connection]]>mosfets is a popular solution for high-capacity applications. In order to improve the switching speed of paralleled SiC mosfets, Kelvin-source connection is widely employed. However, the influences of asymmetric layout and unequal junction temperature on current sharing of paralleled SiC mosfets with Kelvin-source connection are not clear. This article addresses the issue for the first time by theoretical analysis and experimental verifications. The mechanism of current imbalance resulting from asymmetric layout and unequal junction temperature in the case with Kelvin-source connection is comprehensively investigated. Then, some significant discoveries are obtained. The static current sharing performance can be affected by drain and power source parasitic inductance, which is seldom mentioned before. Besides, this article first points out that the effect of power source parasitic inductance on dynamic current sharing is dominant compared with other parasitic inductance. What is more, the thermal–electric analyzing results suggest that there is a risk of thermal runaway for paralleled SiC mosfets with Kelvin-source connection at high switching frequency due to positively temperature-dependent dynamic current and switching losses. Based on the discoveries, some guidelines are provided for layout design and application of paralleled SiC mosfets with Kelvin-source connection.]]>357739274045272<![CDATA[Review of Loss Distribution, Analysis, and Measurement Techniques for GaN HEMTs]]>357740574184010<![CDATA[Synchronous Rectifiers Drain Voltage Overshoot Reduction in PSFB Converters]]>357741974338122<![CDATA[Guidelines for the Design of Finite Control Set Model Predictive Controllers]]>$LC$ filter between the converter and the machine.]]>357743474501562<![CDATA[Intelligent Control of Microgrid With Virtual Inertia Using Recurrent Probabilistic Wavelet Fuzzy Neural Network]]>357745174645234<![CDATA[Adaptive Backstepping Control for Synchronous Reluctance Motor Based on Intelligent Current Angle Control]]>d-axis current for the SynRM. Therefore, an ABS based on the current angle control (ABS-CAC) system is designed for the speed tracking of SynRM. The ABS speed tracking control is proposed to generate the stator current command, and a lookup table of the results of maximum torque per ampere (MTPA) analysis by using the finite element analysis method is proposed to provide the current angle commands. Moreover, to improve the transient dynamic response of SynRM under MTPA operating conditions, an intelligent speed transient control system using a recurrent Hermite fuzzy neural network is developed to generate the compensated current angle command. The proposed intelligent ABS-CAC is implemented in a 32-bit floating-point digital signal processor TMS320F28075. Finally, some experimental results are provided to demonstrate the robustness and effectiveness of the proposed control system.]]>357746574796825<![CDATA[Analysis and Improvement of Capacitance Effects in 360–800 Hz Variable On-Time Controlled CRM Boost PFC Converters]]>357748074915894<![CDATA[A Fault-Tolerant Control Strategy for T-Type Three-Level Rectifier With Neutral Point Voltage Balance and Loss Reduction]]>357749275057808<![CDATA[Securing Full-Power-Range Zero-Voltage Switching in Both Steady-State and Transient Operations for a Dual-Active-Bridge-Based Bidirectional Electric Vehicle Charger]]>on, thereby enhancing the system reliability. Although dual-phase-shift (DPS) and triple-phase-shift (TPS) can be the answer, they do introduce side effects such as larger switching-off current. This article systematically integrates SPS, DPS, and TPS to maximize full-power ZVS range for both steady state and transient operations in EV chargers. This article plots ZVS boundaries over the full power range, categorizes all operations into nine modes, and proposes a smooth transition method among all operation modes. Dead band is also incorporated in the ZVS boundary setting. Experimental results on a SiC-based charger validate the effectiveness of this method of widening ZVS range for output voltage of 200–450 Vdc and power of 0–20 kW, achieving smooth transitions among various operation modes, and suppressing the switch crosstalk, thereby securing high charger reliability.]]>357750675196538<![CDATA[Long-Horizon Finite-Control-Set Model Predictive Control With Nonrecursive Sphere Decoding on an FPGA]]>$text{13.4};mu text{s}$ was required to solve the optimization problem during steady-state operation. Experimental results verify the effectiveness of the long-horizon controller.]]>357752075311082<![CDATA[Novel Analytical Method for Dynamic Design of Renewable SSG SPC Unit to Mitigate Low-Frequency Electromechanical Oscillations]]>357753275445443<![CDATA[A Single- and Three-Phase Grid Compatible Converter for Electric Vehicle On-Board Chargers]]>LCL filter are designed to address the double-line frequency power pulsation issue caused by a 1-φ grid without using bulky dc capacitors. The third leg of the circuit is utilized to control the power pulsation in conjunction with stored energy in the LCL filter between the grid and charger rectifier. Neither additional active nor passive components are required. For the 3-φ connection, the rectifier is under balanced operation; when connected with the 1-φ grid, all three legs are controlled cooperatively as a 3-φ rectifier but under unbalanced operation to recreate the 1-φ voltage. Hence, advantages from the 3-φ rectifier, such as space vector pulsewidth modulation and Y/Δ transformation, can be utilized to increase utilization of dc-link voltage and filter capacitance, respectively. The operation principle, control, and LCL filter design are reported and validated by both simulation and experiments of a 3-kW porotype.]]>357754575629676<![CDATA[Capacitor Voltage Fluctuation Minimization for Four-Level Hybrid Clamped Converter Using Improved Common-Mode Voltage Injection]]>357756375735948<![CDATA[Distributed Screening of Hijacking Attacks in DC Microgrids]]>357757475823813<![CDATA[Active-Damping Virtual Circuit Control for Grid-Tied Converters With Differential-Mode and Common-Mode Output Filters]]>357758375955384<![CDATA[1-kW Boost-type PFC Using a Low-Voltage Series Pass Module for Input Current Shaping]]>357759676118729<![CDATA[DQ-Frame Zero-Crossing Effect Modeling and Current Distortion Compensation Method for Vienna Rectifier]]>dq frame in this article. When the detection error occurs, it is equivalent to applying additional interference terms to the control output. Based on the equivalent error model, this article proposes two compensation methods to eliminate the zero-crossing effect caused by the sector error. The proposed methods are effective and easy-to-implement. Finally, simulation and experimental results validate the theoretical analysis.]]>357761276234331<![CDATA[Review and Comparison of Grid-Tied Inverter Controllers in Microgrids]]>${LCL}$ output filter, different control architectures are classified as single, double, and triple loop. Then, the functionalities that are needed or recommended in the grid-connected, islanded, and autonomous operating modes of the grid-tied inverter are identified and their implementation in the different control structures is discussed. To validate the analysis and to better illustrate the merits and limitations of the most effective solutions, six control strategies are finally implemented and experimentally compared on a single-phase, grid-connected inverter setup.]]>357762476394914<![CDATA[A Self-Organizing Global Sliding Mode Control and Its Application to Active Power Filter]]>357764076525945<![CDATA[Decentralized Quasi-Fixed-Frequency Control of Multiphase Interleaved Hybrid Dickson Converters for Fault-Tolerant Automotive Applications]]>$N+1$ redundancy as the preregulator converter in a two-stage cascaded power conversion system. Each phase is implemented based on the 4-to-1 hybrid Dickson topology, which enables efficient high-ratio voltage conversion. This article proposes a new decentralized quasi-fixed-frequency control scheme based on the valley current mode and on-time control. In contrast to existing methods, the proposed scheme: 1) enables decentralized interleaving of the multiphase system using distributed phase-locked-loop-based synchronization in the event of a failure in any phase, which is advantageous in terms of modularity and scalability; 2) incorporates droop voltage control to achieve balanced current sharing and voltage regulation in a multiphase system; and 3) offers self-balancing of the flying-capacitor voltages, which eliminates the need for any additional control circuitry. The performance of the proposed scheme is verified using a 36-W four-phase experimental prototype.]]>357765376636443<![CDATA[A Fast Estimation of Initial Rotor Position for Low-Speed Free-Running IPMSM]]>d-axis to magnify the magnetic saturation effect. The amplitudes of the d-axis current caused by injected square-wave voltage are then accumulated. The large difference of the two integrated signals for positive and negative d-axis currents can be reliably used to identify the rotor polarity. Meanwhile, in low-speed free-running stage, the change of saturation degrees introduced by the injected sinusoidal signal does not affect the position estimation accuracy. Moreover, even if the sinusoidal current signal is injected in the incorrect d-axis, the resultant torque is small and unexpected rotation of the rotor is prevented. Its influence on the free-running motor is negligible, due to the combined injection with continuously online updated estimated rotor position by high-frequency square-wave voltage injection during the polarity identification process. Finally, the effectiveness of the proposed method is investigated on a 1.5 kW interior PMSM test platform.]]>357766476735384<![CDATA[Modeling of Nine-Switch-Converter Based on Virtual Leg and Its Application in DFIG Wind Generation System]]>dq coordinate system is given. Meanwhile, the adaptive resonant proportional integral (PI) (AR-PI) current controller based on the resonant controller, the PI controller, and the adaptive genetic algorithm is applied for the DFIG wind generation system. As a result, harmonic current content, overshoot, and dynamic response speed of the nine-switch-converter-based DFIG-WECS have been significantly improved. Finally, the simulations and experimental results verify the validity and reliability of the proposed mathematical model and control algorithm.]]>357767476885821<![CDATA[Digital-Based Critical Conduction Mode Control for Three-Level Boost PFC Converter]]>on-time of two switches, additional on-time of one switch and common off-time. Accordingly, TLB inductor current is synthesized in quadrangular forms. The analyses and experimental results confirm that switching frequency and peak input current of TLB can be reduced by the proposed control. Due to the reductions, efficiency, total harmonic distortion, and quality of input current are improved with practically unchanged power factor.]]>357768977016674<![CDATA[Unified SVPWM Algorithm and Optimization for Single-Phase Three-Level NPC Converters]]>357770277123355<![CDATA[IEEE Power Electronics Society]]>357C3C355<![CDATA[Administrative Committee]]>357C4C451