On Possible Thermal Degradation in Spirally Programmed Interconnection Wafer Technology

A possible cause of difficulty in utilizing spiral programmed interconnection in full wafer technology is examined. This is the existence of hot spots. It is shown that hot spots are likely to occur and, in which case, to impair seriously the wafer performance. Means of avoiding such degradation are indicated.