Influence of 1 nm-thick structural "strained-layer" near SiO/sub 2//Si interface on sub-4 nm-thick gate oxide reliability | IEEE Conference Publication | IEEE Xplore