Test structures for evaluating strong phase shift lithography

Test structures are presented for the evaluation of phase shift lithography on the gate level of a CMOS technology. The structures address the measurement of phase shift printed linewidth, the evaluation of transistors as a function of phase shifter geometry, and the detection of misalignment of contact windows to the phase shift printed gate.