Novel Topological Layout for ESD protection for high-speed I/O applications

Three diodes with novel topological layouts were researched and fabricated on the 22-nm CMOS process, by using TCAD tools and TLP test system. The interdigital diode without metal contacts can effectively reduce the turn-on resistance and the interdigital diode with metal contacts can significantly improve the turn-on speed.