Analysis and Optimization of an Analog MOSFET with a Slit Well at Channel Center Towards Higher Output Resistance | IEEE Conference Publication | IEEE Xplore