Raised source/drains with disposable spacers for sub 100 nm CMOS technologies | IEEE Conference Publication | IEEE Xplore