Simultaneous cycle-time reduction and output enhancement in a fully loaded foundry wafer fab | IEEE Conference Publication | IEEE Xplore