Low-Capacitance, High-CDM ESD Protection Design with FEOL and BEOL Co-Optimization in 4nm Bulk FinFET Technology | IEEE Conference Publication | IEEE Xplore