Design and demonstration of a configurable architecture for smart pixel research

The design, demonstration and evaluation of a general purpose, smart pixel based photonic information processing system is presented. Based on a photonic VLSI device technology implemented in 1.5 /spl mu/m CMOS, each pixel incorporates a photoreceiver with a RISC processor and produces a device that is suitable for prototyping photonic information processing systems.