Secuirty Metrics for Logic Circuits | IEEE Conference Publication | IEEE Xplore