AVERT: An Automatic Verilog Testbench Generation Tool for Grammatical Evolution | IEEE Conference Publication | IEEE Xplore