Histogram memory reduction in FPGA gradient edge detectors | IEEE Conference Publication | IEEE Xplore