Timing optimization on mapped circuits | IEEE Conference Publication | IEEE Xplore