Constrained via minimization with practical considerations for multi-layer VLSI/PCB routing problems | IEEE Conference Publication | IEEE Xplore