Power and Delay Efficient Three-Input XOR/XNOR With Systematic Cell Design Methodology | IEEE Conference Publication | IEEE Xplore