Modeling and Simulation of System Bus and Memory Collisions in Heterogeneous SoCs | IEEE Journals & Magazine | IEEE Xplore