Specifying and Executing the Combination of Timed Finite State Automata and Causal-Block Diagrams by Mapping Onto Devs | IEEE Conference Publication | IEEE Xplore