Design of a Reduced Side Lobe Level Slotted Waveguide Array | IEEE Conference Publication | IEEE Xplore