FPGA Based Comparative Analysis Of Single Carrier PWM Schemes

The purpose of this work is to design, simulate and generate Verilog codes for digital PWM techniques for sinusoidal pulse width modulation and third-harmonic PWM injection with different carriers for a three-level voltage source inverter using Xilinx system generator. The built-in FPGA architecture to generate PWM pulses is used.