Circuit depth reduction algorithm for QUBO and Ising models in gate-model quantum computers | IEEE Conference Publication | IEEE Xplore