A Current-Reuse Low-Power LNA Operated in Moderate Inversion Region

To obtain a high gain, a low noise, and low power consumption LNA, a current-reuse topology with a transistor operated in a moderate inversion region has been studied in this paper. The core circuit of the amplifier consists of a cascade-connected two-stage cascode circuit stacked vertically, with an ISD input matching circuit. The measured results of S
21
and NF were 15.1 dB and 2.56 dB at 920 MHz with 1. 2SmW power consumption under 0.8 V supply voltage, it was confirmed high gain, low noise characteristics, and low power operation. The process used in this work was TSMC 180 nm CMOS process.