An architecture of on-chip-memory multi-threading processor | IEEE Conference Publication | IEEE Xplore