Design of High-Reliability Memory Cell to Mitigate Single Event Multiple Node Upsets | IEEE Journals & Magazine | IEEE Xplore