Low noise amplifier design for CDMA receivers

The design and simulation of low noise, high linearity RF amplifiers for code division multiple access (CDMA) receivers are presented. The circuit topologies utilize a high performance BiCMOS process with high frequency NMOS to implement a stepped gain low noise amplifier. The low parasitic NMOS switch ensures that there is good matching at the input and output impedances in both gain and bypass modes.