An implementation for test-time reduction in VLIW transport-triggered architectures | IEEE Conference Publication | IEEE Xplore