Reducing the susceptibility of design-for-delay-testability structures to process- and application-induced variations | IEEE Conference Publication | IEEE Xplore