Power-aware partitioned cache architectures | IEEE Conference Publication | IEEE Xplore