Garbled Circuit for 4 Valued Logic | IEEE Conference Publication | IEEE Xplore