Device level modeling of metal-insulator-semiconductor interconnects | IEEE Journals & Magazine | IEEE Xplore