Dual cascaded Fractional-order Chaotic Synchronization for Secure Communication with Analog Circuit Realisation | IEEE Conference Publication | IEEE Xplore

Dual cascaded Fractional-order Chaotic Synchronization for Secure Communication with Analog Circuit Realisation


Abstract:

In this paper, we intend to have a practical application of chaos theory wherein we utilize the concept of synchronization between chaotic systems in a secure communicati...Show More

Abstract:

In this paper, we intend to have a practical application of chaos theory wherein we utilize the concept of synchronization between chaotic systems in a secure communication context. We set out to design synchronization controllers using the Nonlinear Active Control (NAC) method for the Fractional-order Bhalekar-Gejji as well as the Fractional-order Chen systems and to make use of them in our proposed dual cascaded chaotic masking approach to establish secure communication. Finally, the phase portraits, the results of the synchronization controller design and the proposed scheme are numerically simulated in MATLAB and verified by simulation of the circuit design in NI Multisim. An analog circuit hardware implementation of the same has also been carried out for enhanced verification. Comparison of the graphs reveal close agreement between the aforementioned results and hence reflect that the objectives of this paper have been successfully achieved.
Date of Conference: 08-10 January 2021
Date Added to IEEE Xplore: 01 March 2021
ISBN Information:
Conference Location: Kolkata, India

Contact IEEE to Subscribe

References

References is not available for this document.