Statistical Analysis and Modeling of a High Bandwidth Memory (HBM) Interposer Channel

In this paper, signal integrity (SI) analysis of a high bandwidth memory (HBM) interposer channel is conducted based on proposed statistical analysis and modeling method. Parallel simultaneous switching output buffers generating large power/ground noise are considered based on the statistical approach which enables efficient SI analysis. Impacts of the power distribution network (PDN) design and data coding such as data bus inversion on the SI of the HBM interposer channel are discussed.