Implementation Oriented Two-Sample Phase Locked Loop for Single-Phase PFCs

A low-resource-consuming digital implementation of the Two-Sample (2S) Phase Locked Loop (PLL) for application in low cost single-phase Power Factor Correction (PFC) converters is proposed. The design reduces the sampling rate of the grid voltage and replaces trigonometric functions by a digital oscillator and divisions by approximations, without reducing the 2S-PLL synchronization capability. The proposal is evaluated and validated with simulations and experimentally.