Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system | IEEE Journals & Magazine | IEEE Xplore