Executing ARMv8 Loop Traces on Reconfigurable Accelerator via Binary Translation Framework

Performance and power efficiency in edge and embedded systems can benefit from specialized hardware. To avoid the effort of manual hardware design, we explore the generation of accelerator circuits from binary instruction traces for several Instruction Set Architectures.