Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA | IEEE Journals & Magazine | IEEE Xplore