FPGA implementation of a critical railway interlocking system | IEEE Journals & Magazine | IEEE Xplore