Hardware Architecture and Algorithm Co-Design for Multi-Layer Photonic Neuromorphic Network with Excitable VCSELs-SA | IEEE Conference Publication | IEEE Xplore