Low-Cost TI-ADC Timing Calibration Circuit

An efficient timing skew calibration of time-interleaved ADC (TI-ADC) for high-speed link is proposed and experimentally validated. The method is based on the CDR's existing sub-blocks, and enables flexible tradeoff of complexity versus performance.