Application of heterodimensional transistors for weighted sum threshold logic operation | IEEE Conference Publication | IEEE Xplore